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Abstract—Digital single-flux quantum (SFQ) technology
promises to meet the demands of ultra low power and high
speed computing needed for future exascale supercomputing
systems. The combination of ultra high clock frequencies, gate-
level pipelines, and numerous sources of variability in SFQ
circuits, however, make low-skew global clock distribution a
challenge. This motivates the support of multiple independent
clock domains and related clock domain crossing circuits that
enable reliable communication across domains. Existing J-SIM
simulation models indicate that setup violations can cause clock-
to-Q increases of up to 100%. This paper first shows that
naive SFQ clock domain crossing (CDC) first-in-first-out buffers
(FIFOs) are vulnerable to these delay increases, motivating the
need for more robust CDC FIFOs. Inspired by CMOS multi-flip-
flop asynchronous FIFO synchronizers, we then propose a novel
1-bit metastability-resilient SFQ CDC FIFO that simulations
show delivers over a 1000 reduction in logical error rate at 30
GHz. Moreover, for a 10-stage FIFO, the Josephson junction (JJ)
area of our proposed design is only 7.5% larger than the non-
resilient counterpart. Finally, we propose design guidelines that
define the minimal FIFO depth subject to both throughput and
burstiness constraints.
I. INTRODUCTION
While conventional CMOS-based technology is approach-
ing its physical limits, SFQ [1] circuits are gaining attention
due to their potential for fast switching and low energy
consumption. However, the combination of high variability
[2], [3], gate-level pipelining, and ultra-fast clock frequencies
makes clock distribution and timing extremely challenging
[4]. Some have argued that large-scale clock-trees will not be
sufficiently robust [1], [4]. Others have proposed asynchronous
or hybrid clocking strategies [5]–[8], which are expensive or
require significant manual customization.
We note that, similar to CMOS, to ease the problem of
global clock skew, SFQ circuits can be designed to operate
with multiple independent smaller clock domains. To ensure
safe transfer of data and control signals between these clock
domains, efficient clock domain crossing (CDC) circuits are
required. Naive CDC circuits, however, can exhibit timing
violations, which can cause metastability in the receiver clock
domain [9]. If metastability is not handled properly, it may
cause problems ranging from transient errors to failure of
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the whole chip. The remainder of the paper is organized as
follows. Section II explains the vulnerability of the state-of-
the-art CDC synchronizers in SFQ, explaining the notion of
metastability. Section III then presents the proposed FIFO
Synchronizer, presents the timing conditions for proper Syn-
chronization, and proposes design guidelines for the minimum
number of FIFO stages, subject to throughput and burstiness
constraints. The simulation platform and results are then
summarized in Section IV. And finally some conclusions are
given in Section V.
II. STATE-OF-THE-ART CDC SYNCHRONIZERS
In CMOS, elastic pipelines like FIFOs are popular as
circuits generating local clocks. These circuits can be imple-
mented in SFQ using a shift-register [1], where each block
waits for the arrival of a SEND pulse signaling that the receiver
cell is reset and hence ready to accept new data, as in Fig. 3(a).
This pulse triggers a C-junction to produce the clock pulse for
its adjacent block and requests it to send its output signal to
the receiver. The C-element acts as an unclocked AND gate
and provides its output pulse as soon as both its inputs have
been fed by such pulses. The clock pulse is duplicated as
the acknowledge signal necessary to set up the coincidence
junction of the receiver and (after an appropriate delay) as the
SEND’ signal for the next block. Thus, the whole data string
will be eventually shifted towards the output by one.
A phase demodulator has been presented in [10], which
can be used for synchronization between circuit blocks. How-
ever, the synchronizer can only support clocks of the same
frequency. Authors in [11] replace the C-element in the right-
most stage of the structure proposed in [1] by a destructive-
read-out storage element, aka a D-element, to sample the
output in the receiver clock domain, as shown in Fig. 3(a).
They claim that this technique supports the synchronization
of independent read and write clocks. However, if the final D-
element experiences a large clock-to-Q delay, this claim can
be invalidated due to a large increase in its’ output delay. To
demonstrate this concern, we simulated the clock-to-Q delay
of a custom designed D-element in the SFQ5EE process as
a function of the relative arrival time of the input and clock
pulses. We define setup time as the time of arrival of the input
pulse prior to the clock pulse which causes the clock-to-Q
delay to rise 10% over the nominal value. JSIM simulations
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Fig. 1. (a) Shift Register based FIFO design, (b) Baseline FIFO design, (c) Proposed FIFO design.
Fig. 2. Variation of Clock-to-Q delay of a D Flip-flop with the relative arrival
of the input pulse with respect to the clock pulse
indicate that the setup time for our D-element is 2.1ps. The
nominal clock-to-Q delay is 8.1ps. It starts to increase when
the input pulse is within 2ps of the clock pulse and increases
drastically to 18ps when the data arrives 1.8ps before the clock.
Finally at 1.7ps, the output is so late it arrives in the next clock
cycle. The detailed results are shown in Fig. 1.
III. THE PROPOSED FIFO SYNCHRONIZER: QCDC
A. The Circuit
We propose an efficient class of FIFO synchronizers for
CDCs with reduced logical error rate. Our proposed design
is inspired from the well-known two flip-flop asynchronous
synchronizers used in CMOS [12], where the output of the last
flip-flop changes either one or two clock cycles after the input,
but rarely becomes metastable. These synchronizers exchange
the analog uncertainty of metastability (continuous voltage
levels changing over continuous time) for a simpler digital
uncertainty (discrete voltage levels switching only at uncertain
discrete time points) of whether the output switches one or two
cycles later. However, being a pulse based logic, SFQ does not
have analog voltage levels. The analog uncertainty in CMOS
synchronizers is translated to the increased clock-to-Q delay
in the right-most DRO of FIFO synchronizers (Fig. 3(b)). Our
proposed modification masks this clock-to-Q uncertainty and
increases the likelihood of proper synchronization of ’VALID’
and ’DATA’ (Fig. 3(c)). However, such FIFOs still require
appropriate stalling logic on the read side that is activated
when the FIFO is empty and on the write side that is activated
when the FIFO is full.
Our proposed design contains Muller C-elements, Josephson
transmission lines (JTLs), splitters and DRO-elements, as
illustrated in Fig. 3(c). The C-element requires its dotted
conjugate where a tweak in the bias current distribution circuit
results in the junction being initialized in a different state.
Fig. 3. Implementation of different cells of our proposed FIFO
This means that the first pulse on the dotted port results
in an output pulse, and it shall behave onward as an un-
dotted C-junction. As illustrated in Fig. 3, the C-junction
is implemented with three JJs, DRO gate with six, and the
splitter requires three junctions. For all JJs, the value of
Stewart-McCumber parameter has been kept two. Sometimes
we require three-way fan out which is achieved by using a
pair of splitters. Moreover, JTLs have been inserted between
cells to provide electrical isolation as needed.
B. Timing Analysis
Our proposed FIFO helps to reduce the timing failure by
enabling proper synchronization of data with the control signal
(VALID). An increase in clock-to-Q delay of the top right D
flip-flop in Fig. 3(b) delays the generation of VALID Signal.
Since, VALID has to incur the delay of a JTL and a splitter,
it can appear near the end of the receiver clock period. The
output data faces yet an additional JTL and clock-to-Q delay,
which might make it arrive in the next receiver clock cycle,
especially if the clock frequency is relatively high. VALID
and DATA, if appears in different clock cycles can cause a
timing error in any subsequent data which is expecting VALID
and DATA to be synchronized. Consider for example, the
simple accumulator circuit illustrated in Fig. 4. Consider the
erroneous case of VALID sometimes occurring a cycle before
DATA. Hence, the output of the accumulator will under count
the number of DATA signals.
Interestingly, if the clock-to-Q delay of the right D-element
is very high, the VALID signal may also appear in the next
clock cycle. In this case the output data and VALID signals are
correctly synchronized (since both of them appears in the same
cycle) but one clock cycle later than expected. Hence, there is
a critical timing window, before the arrival of the clock pulse,
in which the appearance of VALID causes a timing failure.
Logical Error Rate (LER) is proportional to the ratio of this
timing window to the entire clock period.
Our design addresses this problem by capturing the output
of the D-element twice. Even if the clock-to-Q delay of the
first D flip-flop falls within the dangerous timing window, the
TABLE I
COMPARISON OF PERFORMANCE OF THE TWO FIFOS
Clock Freq. of Arrival of READ clock Clock-to-Q Clock-to-Q Baseline Proposed
READ (GHz) rel. to data in last D gate (ps) baseline (ps) proposed (ps) works? works?
30 2 8.1 8.1 Yes Yes
1 10.6 8.1 Yes Yes
0.5 15.2 8.0 No Yes
0.1 - 8.1 Yes Yes
50 2 8.0 8.1 Yes Yes
1 12.9 8.1 No Yes
0.5 - 8.2 Yes Yes
0.1 - 8.2 Yes Yes
next D-element can come to the rescue. Thus, the last D-
element more likely has its nominal clock-to-Q delay which
helps VALID and DATA appear in the same clock cycle.
Extending our proposed design with two DRO synchroniz-
ers yields higher mean time between failure (MTBF), but at
the cost of higher area and latency. Adding more than two
DROs further improves the performance (MTBF) but exhibits
diminishing returns in terms of LER reduction.
C. Determining the Number of Stages
The FIFO design has a peak throughput 1/P [13] con-
strained by the delay of one cycle of reading/writing to the
FIFO and this throughput is independent of the number of
FIFO stages. When run at lower than this throughput, referred
to as the average throughput T , however, the FIFO can contain
a range of tokens referred to as the dynamic slack that is also
a function of the number of FIFO stages N [13, Chap. 4]:
D = N(1− TP ) (1)
This means that the FIFO can tolerate short bursts of reads
faster than T , buffering the extra tokens within the FIFO, and
the larger the FIFO size N , the longer such bursts can be.
IV. SIMULATION PLATFORM AND RESULTS
We have performed JSIM simulations for different read
clock frequencies and different instances of arrival of the
input SFQ pulse relative to the clock pulse to verify proper
synchronization of data in the read clock domain. Simulations
show that our proposed 2-DRO synchronizer reduce the LER
(explained in Section III) of data in the read domain by a
factor of 1000 over the baseline FIFO [11]. Moreover, for a
10-stage FIFO, the JJ-area of our proposed design is only 7.5%
higher than the naive counterpart. Detailed results, comparing
the synchronization successes/failures of the baseline and pro-
posed designs for different arrival times of the input pulse and
different read clock frequencies have been shown in Table I.*
Comparison of JJ-areas of the two designs have been presented
in Table II. The latency of our proposed synchronizer exceeds
the non-resilient one by only one clock cycle.
V. CONCLUSIONS
Challenges in low-skew global clock distribution in SFQ
motivates the need for efficient CDC circuits. CDC synchro-
nizers proposed in literature fail in high-speed test mode due
to setup time violations in the capturing flip-flop. In this paper,
we have demonstrated through simulations that multi-DRO
*Note that ’-’ means the signal appears on the next clock cycle.
TABLE II
COMPARISON OF JJ-AREA OF THE TWO FIFOS
Number of JJ-area of JJ-area of
Stages baseline design (µm2) proposed design (µm2)
2 37.4 56.52
5 118.04 137.16
10 255.04 274.16
20 523.84 542.96
Fig. 4. Circuit in the receiver domain to demonstrate timing failure for wrong
synchronization of VALID and DATA signal
synchronizers effectively address this problem and enable
high-speed synchronization. We have also described guidelines
to choose the minimum number of stages of our proposed
FIFO synchronizer depending on throughput and burstiness
constraints. We propose to extend this work, by thoroughly
analyzing metastability in a SFQ D-element which will help
better quantify its setup time. We also plan to extend the design
to multi-bit synchronizers, with the use of splitter trees.
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